| 2026-11-02 13:53 UTC |
dt-bindings: Use hex unit address patterns |
1 |
robh@kernel.org |
-
|
| 2026-10-29 18:55 UTC |
ice: E825: PHY restart fixes |
1 |
jacob.e.keller@intel.com |
skipped
|
| 2026-10-28 00:05 UTC |
ice: E82x: reduced timestamp processing logic fixes |
1 |
jacob.e.keller@intel.com |
skipped
|
| 2026-10-21 22:12 UTC |
ice: E82x: timestamp processing logic fixes |
5 |
jacob.e.keller@intel.com |
skipped
|
| 2026-10-20 09:45 UTC |
ice: E82x: timestamp processing logic fixes |
4 |
jacob.e.keller@intel.com |
skipped
|
| 2026-10-16 00:58 UTC |
dpll: add SiTime SiT9531x DPLL clock driver |
14 |
arouhi@sitime.com |
skipped
|
| 2026-10-15 19:10 UTC |
[pull request] ice: E82x: timestamp processing logic fixes |
3 |
anthony.l.nguyen@intel.com |
skipped
|
| 2026-10-15 07:40 UTC |
net/mlx5: DPLL, fix fractional frequency offset scaling |
1 |
tariqt@nvidia.com |
skipped
|
| 2026-10-13 22:41 UTC |
dpll: add SiTime SiT9531x DPLL clock driver |
13 |
arouhi@sitime.com |
skipped
|
| 2026-10-11 06:12 UTC |
dpll: zl3073x: fix output pin frequency, esync and sibling notifications |
5 |
ivecera@redhat.com |
skipped
|
| 2026-10-09 19:25 UTC |
dpll: zl3073x: fix output pin frequency, esync and sibling notifications |
4 |
ivecera@redhat.com |
skipped
|
| 2026-10-09 18:31 UTC |
dpll: add SiTime SiT9531x DPLL clock driver |
12 |
arouhi@sitime.com |
skipped
|
| 2026-10-08 21:55 UTC |
[pull request] ice: E82x: timestamp processing logic fixes |
2 |
anthony.l.nguyen@intel.com |
skipped
|
| 2026-10-06 15:31 UTC |
dpll: zl3073x: fix output pin frequency, esync and sibling notifications |
3 |
ivecera@redhat.com |
skipped
|
| 2026-10-02 07:45 UTC |
dpll: zl3073x: fix output pin esync and sibling notifications |
2 |
ivecera@redhat.com |
skipped
|
| 2026-10-01 08:06 UTC |
dpll: zl3073x: fix output pin esync and sibling notifications |
1 |
ivecera@redhat.com |
skipped
|
| 2026-09-30 23:37 UTC |
dpll: add SiTime SiT9531x DPLL clock driver |
11 |
arouhi@sitime.com |
skipped
|
| 2026-09-28 18:55 UTC |
dpll: zl3073x: add PTP periodic output support |
1 |
ivecera@redhat.com |
skipped
|
| 2026-09-25 22:28 UTC |
ice: fix E825 PTP timer race and drop redundant cross-timestamp access |
1 |
grzegorz.nitka@intel.com |
skipped
|
| 2026-09-24 23:12 UTC |
dpll: fix LLM nit picks from the spec scan |
1 |
kuba@kernel.org |
skipped
|
| 2026-09-22 18:02 UTC |
ice: E82x: timestamp processing logic fixes |
2 |
jacob.e.keller@intel.com |
skipped
|
| 2026-09-22 14:28 UTC |
ptp: ocp: TAP CPLD follow-up fixes |
1 |
maimon.sagi@gmail.com |
skipped
|
| 2026-09-21 20:11 UTC |
dpll: add SiTime SiT9531x DPLL clock driver |
10 |
arouhi@sitime.com |
skipped
|
| 2026-09-17 19:03 UTC |
ice: describe generic DPLL pins from firmware pin classification |
1 |
poros@redhat.com |
skipped
|
| 2026-09-17 19:02 UTC |
ice: DPLL init fixes for E810 timing boards |
1 |
poros@redhat.com |
skipped
|
| 2026-09-17 14:37 UTC |
dpll: use exact lookup for reference sync pin id |
1 |
ivecera@redhat.com |
skipped
|
| 2026-09-17 14:23 UTC |
ptp: ocp: Fix dpll device reference leak in ptp_ocp_probe() |
1 |
vulab@iscas.ac.cn |
skipped
|
| 2026-09-16 15:32 UTC |
ptp: ocp: add TAP CPLD support for ADVA TimeCard X1 |
15 |
maimon.sagi@gmail.com |
skipped
|
| 2026-09-15 21:30 UTC |
dpll: reject a reference sync pin which is not on the pin's dpll |
1 |
kuba@kernel.org |
skipped
|
| 2026-09-15 00:00 UTC |
dpll: add SiTime SiT9531x DPLL clock driver |
9 |
arouhi@sitime.com |
skipped
|
| 2026-09-14 07:15 UTC |
ptp: ocp: add TAP CPLD support for ADVA TimeCard X1 |
14 |
maimon.sagi@gmail.com |
skipped
|
| 2026-09-14 07:15 UTC |
ptp: ocp: add TAP CPLD support for ADVA TimeCard X1 |
14 |
maimon.sagi@gmail.com |
skipped
|
| 2026-09-11 00:34 UTC |
[pull request] ice: E82x: timestamp processing logic fixes |
1 |
anthony.l.nguyen@intel.com |
skipped
|
| 2026-09-08 22:24 UTC |
[pull request] ice: expose TSPLL state on E825 through dpll subsystem |
1 |
anthony.l.nguyen@intel.com |
skipped
|
| 2026-09-04 19:10 UTC |
dpll: fix lies in the Netlink spec |
1 |
kuba@kernel.org |
finished
in 1h35m0s
|
| 2026-09-02 21:40 UTC |
dpll: add SiTime SiT9531x DPLL clock driver |
8 |
arouhi@sitime.com |
skipped
|
| 2026-08-25 22:53 UTC |
ice: E82x: timestamp processing logic fixes |
2 |
jacob.e.keller@intel.com |
finished
in 53m0s
|
| 2026-08-22 00:13 UTC |
ice: E82x: timestamp processing logic fixes |
1 |
jacob.e.keller@intel.com |
skipped
|
| 2026-08-15 22:19 UTC |
dpll: add SiTime SiT9531x DPLL clock driver |
7 |
arouhi@sitime.com |
finished
in 9m0s
|
| 2026-08-15 13:57 UTC |
ice: propagate ETH56G deskew poll failures |
3 |
pengpeng@iscas.ac.cn |
skipped
|
| 2026-08-14 15:32 UTC |
dpll: zl3073x: add chip-specific minimum input reference frequency |
1 |
ivecera@redhat.com |
skipped
|
| 2026-08-14 08:26 UTC |
dpll: zl3073x: add PTP clock support |
8 |
ivecera@redhat.com |
finished
in 2h9m0s
|
| 2026-08-13 14:08 UTC |
dpll: fix NULL deref in dpll_device_ops() during teardown race |
2 |
poros@redhat.com |
finished
in 5h16m0s
|
| 2026-08-12 17:55 UTC |
dpll: add SiTime SiT9531x DPLL clock driver |
6 |
arouhi@sitime.com |
skipped
|
| 2026-08-11 13:46 UTC |
dpll: zl3073x: add PTP clock support |
7 |
ivecera@redhat.com |
finished
in 1h48m0s
|
| 2026-08-10 23:04 UTC |
dpll: add SiTime SiT9531x DPLL clock driver |
5 |
arouhi@sitime.com |
finished
in 14m0s
|
| 2026-08-09 18:23 UTC |
dpll: zl3073x: add PTP clock support |
6 |
ivecera@redhat.com |
skipped
|
| 2026-08-07 09:59 UTC |
dpll: use pin owner's dpll ref for pin-level set callbacks |
3 |
ivecera@redhat.com |
skipped
|
| 2026-08-07 09:58 UTC |
dpll: zl3073x: add PTP clock support |
5 |
ivecera@redhat.com |
finished
in 1h46m0s
|
| 2026-08-06 23:24 UTC |
dpll: add SiTime SiT9531x DPLL clock driver |
4 |
arouhi@sitime.com |
finished
in 3h54m0s
|
| 2026-08-06 09:44 UTC |
MAINTAINERS: add Ivan Vecera as DPLL reviewer |
1 |
jiri@resnulli.us |
skipped
|
| 2026-08-05 21:35 UTC |
[pull request] Intel Wired LAN Driver Updates 2026-08-05 (ice, i40e, igc, e1000e) |
1 |
anthony.l.nguyen@intel.com |
finished
in 4h15m0s
|
| 2026-08-05 15:54 UTC |
MAINTAINERS: dpll: zl3073x: replace Prathosh Satish with Min Li |
1 |
ivecera@redhat.com |
skipped
|
| 2026-08-05 06:51 UTC |
i40e: fix PTP work and teardown races |
2 |
xuanqiang.luo@linux.dev |
skipped
|
| 2026-08-04 22:21 UTC |
[pull request] Intel Wired LAN Driver Updates 2026-08-04 (iavf, i40e, ice, igc) |
1 |
anthony.l.nguyen@intel.com |
skipped
|
| 2026-08-03 14:06 UTC |
dpll: zl3073x: add PTP clock support |
4 |
ivecera@redhat.com |
skipped
|
| 2026-08-03 12:02 UTC |
dpll: use pin owner's dpll ref for pin-level set callbacks |
2 |
ivecera@redhat.com |
finished
in 3h56m0s
|
| 2026-08-03 11:35 UTC |
ice: expose TSPLL state on E825 through dpll subsystem |
3 |
grzegorz.nitka@intel.com |
skipped
|
| 2026-07-31 18:09 UTC |
dpll: add SiTime SiT9531x DPLL clock driver |
3 |
arouhi@sitime.com |
finished
in 31m0s
|
| 2026-07-31 14:11 UTC |
dpll: use pin owner's dpll ref for pin-level attribute setting |
1 |
ivecera@redhat.com |
skipped
|
| 2026-07-31 12:12 UTC |
ice: expose TSPLL state on E825 through dpll subsystem |
2 |
grzegorz.nitka@intel.com |
skipped
|
| 2026-07-30 17:35 UTC |
dpll: zl3073x: add Microchip ZL30643 support |
2 |
devnull@kernel.org |
skipped
|
| 2026-07-30 13:21 UTC |
dpll: zl3073x: add PTP clock support |
3 |
ivecera@redhat.com |
skipped
|
| 2026-07-28 21:08 UTC |
[pull request] Intel Wired LAN Driver Updates 2026-07-28 (idpf, ice, igc, igbvf, e1000) |
1 |
anthony.l.nguyen@intel.com |
finished
in 4h37m0s
|
| 2026-07-28 09:13 UTC |
ice: expose TSPLL state on E825 through dpll subsystem |
1 |
grzegorz.nitka@intel.com |
skipped
|
| 2026-07-25 15:08 UTC |
net: remove conditional returns with no effect |
2 |
ekffu200098@gmail.com |
skipped
|
| 2026-07-24 09:34 UTC |
i40e: fix races in PTP external timestamp work handling |
1 |
xuanqiang.luo@linux.dev |
skipped
|
| 2026-07-23 23:09 UTC |
dpll: zl3073x: add Microchip ZL30643 support |
1 |
devnull@kernel.org |
skipped
|
| 2026-07-20 12:01 UTC |
ice: fix PTP timestamp handling issues |
1 |
przemyslaw.korba@intel.com |
skipped
|
| 2026-07-17 18:53 UTC |
[pull request] Intel Wired LAN Driver Updates 2026-07-17 (ice, idpf, iavf) |
1 |
anthony.l.nguyen@intel.com |
skipped
|
| 2026-07-14 12:59 UTC |
dpll: use pin owner's dpll ref for pin-level attribute reporting |
1 |
ivecera@redhat.com |
finished
in 4h59m0s
|
| 2026-07-13 10:37 UTC |
dpll: zl3073x: add PTP clock support |
2 |
ivecera@redhat.com |
skipped
|
| 2026-07-10 19:36 UTC |
dpll: fix NULL pointer dereference in dpll_msg_add_pin_ref_sync() |
1 |
ivecera@redhat.com |
finished
in 1h15m0s
|
| 2026-07-08 17:05 UTC |
dpll: zl3073x: add PTP clock support |
1 |
ivecera@redhat.com |
finished
in 2h56m0s
|
| 2026-07-06 14:43 UTC |
ice: propagate ETH56G deskew read errors |
2 |
pengpeng@iscas.ac.cn |
skipped
|
| 2026-06-30 12:55 UTC |
dpll: add NCO pin type and zl3073x support |
6 |
ivecera@redhat.com |
finished
in 2h22m0s
|
| 2026-06-22 22:00 UTC |
[pull request] Intel Wired LAN Driver Updates 2026-06-22 (ice, i40e, e1000e) |
1 |
anthony.l.nguyen@intel.com |
skipped
|
| 2026-06-07 18:30 UTC |
dpll/ice: Add generic DPLL type and full TX reference clock control for E825 |
14 |
grzegorz.nitka@intel.com |
finished
in 1h2m0s
|
| 2026-06-05 15:20 UTC |
dpll/ice: Add generic DPLL type and full TX reference clock control for E825 |
13 |
grzegorz.nitka@intel.com |
finished
in 2h0m0s
|
| 2026-06-03 20:18 UTC |
ice: fix E810 low latency timestamp interrupt handling |
2 |
jacob.e.keller@intel.com |
finished
in 1h36m0s
|
| 2026-06-02 22:55 UTC |
[pull request] Intel Wired LAN Driver Updates 2026-06-02 (i40e, ice, idpf) |
1 |
anthony.l.nguyen@intel.com |
finished
in 1h1m0s
|
| 2026-05-31 19:44 UTC |
dpll: add NCO pin type and zl3073x support |
5 |
ivecera@redhat.com |
finished
in 54m0s
|
| 2026-05-29 20:22 UTC |
ice: fix E810 low latency timestamp interrupt handling |
1 |
jacob.e.keller@intel.com |
finished
in 1h48m0s
|
| 2026-05-29 14:26 UTC |
dpll/ice: Add generic DPLL type and full TX reference clock control for E825 |
12 |
grzegorz.nitka@intel.com |
finished
in 1h14m0s
|
| 2026-05-27 16:12 UTC |
dpll: add NCO pin type and zl3073x support |
4 |
ivecera@redhat.com |
finished
in 1h24m0s
|
| 2026-05-26 09:34 UTC |
dpll/ice: Add generic DPLL type and full TX reference clock control for E825 |
11 |
grzegorz.nitka@intel.com |
finished
in 1h7m0s
|
| 2026-05-26 07:45 UTC |
dpll: zl3073x: various fixes |
1 |
ivecera@redhat.com |
finished
in 1h27m0s
|
| 2026-05-21 17:14 UTC |
dpll: change dpll_netdev_pin_handle_size() to assume DPLL_A_PIN_ID will be used |
1 |
edumazet@google.com |
finished
in 1h40m0s
|
| 2026-05-21 09:52 UTC |
octeontx2-af: npc: Enhancements. |
16 |
rkannoth@marvell.com |
finished
in 4h41m0s
|
| 2026-05-21 08:54 UTC |
idpf: add padding to PTP virtchnl structures |
1 |
przemyslaw.korba@intel.com |
finished
in 1h52m0s
|
| 2026-05-21 07:42 UTC |
dpll: add NCO pin type and zl3073x support |
3 |
ivecera@redhat.com |
finished
in 1h44m0s
|
| 2026-05-20 19:19 UTC |
dpll: add SiTime SiT9531x DPLL clock driver |
2 |
rouhi.ali@gmail.com |
finished
in 2h8m0s
|
| 2026-05-20 18:34 UTC |
[pull request] Intel Wired LAN Driver Updates 2026-05-20 (ice, iavf, i40e, ixgbe) |
1 |
anthony.l.nguyen@intel.com |
finished
in 1h38m0s
|
| 2026-05-20 11:50 UTC |
ice: suppress DPLL errors during reset recovery |
2 |
przemyslaw.korba@intel.com |
finished
in 1h56m0s
|
| 2026-05-20 10:52 UTC |
ice: support SBQ posted writes with non-posted support for CGU |
3 |
przemyslaw.korba@intel.com |
finished
in 1h30m0s
|
| 2026-05-20 02:09 UTC |
octeontx2-af: npc: Enhancements. |
15 |
rkannoth@marvell.com |
finished
in 4h10m0s
|
| 2026-05-19 14:27 UTC |
dpll: zl3073x: Use named initializers for struct i2c_device_id |
1 |
u.kleine-koenig@baylibre.com |
finished
in 1h30m0s
|
| 2026-05-19 13:22 UTC |
dpll: zl3073x: fix memory leak on pin registration failure |
2 |
ivecera@redhat.com |
finished
in 1h38m0s
|
| 2026-05-16 19:13 UTC |
dpll: fix two teardown races on E825-C |
1 |
poros@redhat.com |
finished
in 1h8m0s
|
| 2026-05-16 17:57 UTC |
dpll: add NCO pin type and zl3073x support |
2 |
ivecera@redhat.com |
finished
in 59m0s
|