Subject ice: expose TSPLL state on E825 through dpll subsystem
Author grzegorz.nitka@intel.com
Date 2026-07-31 12:12:14 +0000 UTC
Version
Cc andrew@lunn.ch anthony.l.nguyen@intel.com arkadiusz.kubalewski@intel.com davem@davemloft.net edumazet@google.com grzegorz.nitka@intel.com intel-wired-lan@lists.osuosl.org kuba@kernel.org linux-kernel@vger.kernel.org netdev@vger.kernel.org pabeni@redhat.com przemyslaw.kitszel@intel.com przemyslaw.korba@intel.com richardcochran@gmail.com
Patches (3)
Name Content [All]
[PATCH v2 iwl-next 1/3] ice: monitor TSPLL lock from PTP periodic worker [Body]
[PATCH v2 iwl-next 2/3] ice: add TSPLL DPLL device and TIME_REF pin for E825 [Body]
[PATCH v2 iwl-next 3/3] ice: use per-interface clock_id for E825 generic DPLLs [Body]
Series Summary
waiting
Status: waiting
Sessions
Session 2026-07-31
waiting
ID (for dev) c5c1ddcd-f6d2-42c0-bda1-ccd5df5fa7f8
Status waiting
Test Base Patched Verdict