Subject dpll: zl3073x: add PTP clock support
Author ivecera@redhat.com
Date 2026-07-30 13:21:48 +0000 UTC
Version
Cc arkadiusz.kubalewski@intel.com chris.duquesnay@microchip.com ivecera@redhat.com jiri@resnulli.us kuba@kernel.org linux-kernel@vger.kernel.org netdev@vger.kernel.org pabeni@redhat.com poros@redhat.com prathosh.satish@microchip.com richardcochran@gmail.com vadim.fedorenko@linux.dev
Patches (3)
Name Content [All]
[PATCH net-next v3 1/3] dpll: zl3073x: add channel ToD, phase step and TIE operations [Body]
[PATCH net-next v3 2/3] dpll: zl3073x: refactor output pin frequency set for internal use [Body]
[PATCH net-next v3 3/3] dpll: zl3073x: add PTP clock support [Body]
Series Summary
waiting
Status: waiting
Sessions
Session 2026-07-30
waiting
ID (for dev) f7798146-148f-4d08-a2fe-6d81e545cbc2
Status waiting
Test Base Patched Verdict